4A Synchronous PWM/PSM Step-Down Converter with Light Load Efficiency

FEATURES

- 2.5V to 6V Input Voltage Range
- Adjustable Output Voltage from 0.8V to Vin
- 4.0A Guaranteed Output Current
- Up to 95% Efficiency on Heavy Load (Vin=3.3V, Vout=2.5V, Iout=2.0A)
- Up to 94% Efficiency on Moderate Load (Vin=3.3V, Vout=2.5V, Iout=200mA)
- Up to 93% Efficiency on Light Load (Vin=3.3V, Vout=2.5V, Iout=20mA)
- Low $R_{DS(ON)}$ Internal Switches: 70mΩ
- No Schottky Diode Required
- 100% Duty Cycle in Low Dropout Operation
- Optional 550KHz/1.2MHz Operating Frequency
- Optional Programmable Soft-Start (in DFN-12) or Internal Fixed 1ms Soft-Start (in SOP-8)
- Optional Power Good Monitor (Only in DFN-12 Package)
- SCP, OTP, OVP

DESCRIPTION

The AIC2364 is a low-noise, pulse-width-modulated (PWM), DC-DC step-down converter. The device features an internal synchronous rectifier for high efficiency; it requires no external Schottky diode. The AIC2364 is ideally suited for Li-Ion battery applications. PWM/PSM mode extends battery life and enhance efficiency by switching to a pulse-skipping-modulated mode during light loads. Shutdown mode places the device in standby, reducing supply current to under 2μA.

Other features of the AIC2364 include high efficiency for all load range, low dropout voltage, short circuit protection, over temperature protection, and over voltage protection. It is available in SOP-8 and DFN-12 packages.

APPLICATIONS

- LCD TV
- Multi-function Peripheral
- Cellular Phones
- CPU I/O Supplies
- PDAs and Handy-Terminals
- Battery-Operated Devices (1 Li-Ion or 3 NiMH/ NiCd).

APPLICATIONS CIRCUIT





PIN CONFIGURATION

AIC2364XXXXXX

PACKING TYPE
TR: TAPE & REEL
BG: BAG
TB: Tube for SOP-8 package

PACKAGE TYPE
R8: SOP-8 with Exposed Pad
DF: DFN-12 with Exposed Pad

G: Green Package

A: 1.2MHz
B: 550KHz

Example: AIC2364AGR8TR

→ Fixed 1.2MHz Operating Frequency in Green SOP-8 With Heat Sink Package and Tape & Reel Packing Type

AIC2364AGDFTR

→ Fixed 1.2MHz Operating Frequency in Green DFN-12 With Heat Sink Package and Tape & Reel Packing Type

PIN CONFIGURATION

SOP-8 Exposed Pad (Heat Sink)
TOP VIEW



Note:
The exposed pad must be connected with GND pin.

DFN-12 (3x3) with Exposed Pad (heat sink)
TOP VIEW



Note:
The exposed pad must be connected with GND pin.

ABSOLUTE MAXIMUM RATINS

Supply Input Volatge, V_{CC}, V_{IN}		-0.3V to 6.5V
LX Pin Switch Voltage		-0.3V to (V_{IN} + 0.3V)
Other I/O Pin Voltage		-0.3V to (V_{CC} + 0.3V)
PGND to GND		+/-0.3 V
Operating Ambient Temperature Range T_A		-40°C to 85°C
Operating Maximum Junction Temperature T_J		150°C
Storage Temperature Range T_{STG}		-65°C to 150°C
Lead Temperature (Soldering 10 Sec.)		260°C
Thermal Resistance Junction to Case	SOP-8 (Thermal Pad) *	15°C/W
Thermal Resistance Junction to Ambient	SOP-8 (Thermal Pad) *	60°C/W
Thermal Resistance Junction to Case	DFN-12 (Thermal Pad) *	20°C/W
Thermal Resistance Junction to Ambient	DFN-12 (Thermal Pad) *	50°C/W

(Assume no Ambient Airflow, no Heatsink)

Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

*The package is place on a two layers PCB with 2 ounces copper and 2 square inch, connected by 8 vias.

ELECTRICAL CHARACTERISTICS

(T_A=25°C, V_{IN}=3.3V, unless otherwise specified.)

PARAMETER	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
Input Voltage Range		V_{IN}	2.5		6	V
Under Voltage Lockout Threshold	V_{CC} Rising	$V_{UVLO(R)}$		2.3		V
	V_{CC} Falling	$V_{UVLO(F)}$		2.1		V
Output Adjustment Range		V_{OUT}	0.8		V_{IN}	V
Shutdown Supply Current	V_{EN}=0V	I_{SD}		1	2	μA
Quiescent Current	Iout=0A, V_{FB}=1V, No Switching	(SOP8)I_Q		250	500	μA
		(DFN12)I_Q		350	700	
Standby Current	Iout=0A, Switching	I_{SB}		700	1000	μA
Feedback Reference Voltage		V_{REF}	0.784	0.8	0.816	V
V_{REF} Line Regulation	V_{IN}=2.5V to 6V	ΔV_{REF}		0.04	0.2	%V
FB Leakage Current		I_{FB}		0.1	0.2	μA
EN Supply Current		I_{EN}		0.2	1.5	μA
En Logic High			1.5		V_{CC}	V
EN Logic Low			GND		0.5	V
P-Channel On-Resistance	V_{IN}=5V, I_O=200mA	$R_{DSH(ON)}$		70		mΩ
N-Channel On-Resistance	V_{IN}=5V, I_O=200mA	$R_{DSL(ON)}$		70		mΩ
Switch Leakage Current	V_{EN} = 0V, V_{IN} = 5.5V			0.1	1	μA
Peak Inductor Current		I_{PK}	5.1	6.4	8	A
Oscillator Frequency (A Version)		f_{OSCA}	1.0	1.2	1.4	MHz
Oscillator Frequency (B Version)		f_{OSCB}	468	550	632	kHz
Maximum Duty Cycle		D_{MAX}	100			%
Thermal Shutdown Trip Point		T_{OTP}		150		°C
Thermal Shutdown Hysteresis		T_{OTP_HYS}		25		°C

TYPICAL PERFORMANCE CHARACTERISTICS

(C1=10μF,C3=22μF,L1=2.2μH,T_A=25℃,unless otherwise note)



Fig. 1 Efficiency(%) V.S. Load Current(mA)
(V_{CC} = V_{IN}, V_{OUT} =1.8V)



Fig. 2 Efficiency(%) V.S. Load Current(mA)
(V_{CC} = V_{IN}, V_{OUT} =3.3V)



Fig. 3 Switching Waveform



Fig. 4 Switching Waveform



Fig. 5 Start-up Waveform



Fig. 6 Start-up Waveform

TYPICAL PERFORMANCE CHARACTERISTICS (Continued)



Fig. 7 Load Transient Response



Fig. 8 Load Transient Response



Fig. 9 Output Voltage Deviation vs Output Current



Fig. 10 Output Voltage Deviation vs Output Current



Fig. 11 Output Voltage Deviation vs Input Voltage



Fig. 12 Output Voltage Deviation vs Input Voltage

BLOCK DIAGRAM



Functional Block Diagram of AIC2364(SOP-8)

PIN DESCRIPTIONS (SOP-8)

PIN 1: VCC - Signal Input Supply. Decouple this pin to GND with a capacitor. Normally VCC is equal to VIN.

PIN 2: REF – Internal Reference Voltage. Decouple this pin to GND with a capacitor.

PIN 3: GND – Signal Ground. All small-signal components and compensation components should connect to this ground, which in turn connects to PGND at one point..

PIN 4: FB - Feedback Pin. This pin receives the feedback voltage from a resistive divider connect across the output.

PIN 5: EN - Enable Pin. Connect to logic high in normal operation. Forcing this ping to GND cause the device to be shutdown.

PIN 6: PGND - Power Ground. Connect this pin to the negative terminal of C_{IN} and $C_{OUT.}$

PIN 7: LX - Internal Power MOSFET Switches Output. Connect this pin to the inductor.

PIN 8: VIN - Power Input Supply. Decouple this pin to PGND with a capacitor.

PIN 9: Thermal Pad – The exposed pad must be connected to GND and soldered to a large PCB for maximum power dissipation.

BLOCK DIAGRAM (Continued)



Functional Block Diagram of AIC2364(DFN-12)

PIN DESCRIPTIONS (DFN-12)

PIN 1: VIN - Power Input Supply. Decouple this pin to PGND with a capacitor.

PIN 2: SS - Soft-Start Control Input. SS Controls the soft-start period. Connect a capacitor from SS to GND to set the soft-start period.

PIN 3: VCC - Signal Input Supply. Decouple this pin to GND with a capacitor. Normally VCC is equal to VIN.

PIN 4: REF – Internal Reference Voltage. Decouple this pin to GND with a capacitor.

PIN 5: GND – Signal Ground. All small-signal components and compensation components should connect to this ground, which in turn connects to PGND at one point..

PIN 6: FB - Feedback Pin. This pin receives the feedback voltage from a resistive divider connect across the output.

PIN 7: PGOOD – Power good indicator. It is an open drain output. Low when the output is out of the power good high window.

PIN 8: EN - Enable Pin. Connect to logic high in normal operation. Forcing this ping to GND cause the device to be shutdown.

PIN 9, 10: PGND - Power Ground. Connect this pin to the negative terminal of C_{IN} and $C_{OUT.}$

PIN 11, 12: LX - Internal Power MOSFET Switches Output. Connect this pin to the inductor.

PIN 13: Thermal Pad – The exposed pad must be connected to GND and soldered to a large PCB for maximum thermal dissipation.

APPLICATION INFORMATION

Operation

The AIC2364 is a low-noise step-down DC/DC converter with current-mode PWM/PSM control architecture. It features an internal synchronous rectifier, which eliminates the external Schottky diode and increases efficiency. During normal operation, the AIC2364 can regulate its output voltage through a feedback control circuit, which is composed of an error amplifier; a current comparator and several control signal generators. By comparing the feedback voltage to the reference voltage of 0.8V, the error amplifier varies its output voltage. The output voltage of the error amplifier is compared with the summing signal of current sensing signal and slope compensation signal to determine the duty cycle of internal main power switch (P-channel MOSFET). While the main power switch is turned on, the synchronous power switch (N-channel MOSFET) will be turned off through anti-short-through block. Similarly, when the main power switch is turned off, the synchronous power switch will be turned on until the inductor current starts to reverse or the beginning of the next switching cycle. In order to achieve better efficiency and prevent overcharging the output capacitor, AIC2364 will enter pulse-skipping-modulated mode (PSM) operation while working at light load conditions.

Current Limitation

The AIC2364 provides current limit function by using an internal sensing resistor. When the main power switch turns on, current follows through the internal sensing resistor. And current amplifier senses the voltage, which crosses the resistor, and amplifies it. While the sensed voltage gets higher than reference voltage, the current limitation function is activated. While the current limitation function is activated, the duty cycle will be reduced to limit the output power to protect the internal power switches.

Short Circuit Protection

While the output is shorted to ground, the switching frequency of AIC2364 will be reduced to one fourth of the normal switching frequency. This lower switching frequency ensures the inductor current has more time to discharge, thereby preventing inductor current runaway. The switching frequency will automatically return to its designed value while short circuit condition is released.

Shutdown

By connecting the EN pin to GND, the AIC2364 can be shut down to reduce the supply current to 2μA (typical). At this operation mode, the output voltage of step-down converter is equal to 0V.

100% Duty Cycle Operation

When the input voltage approaches the output voltage, the AIC2364 smoothly transits to 100% duty cycle operation. This allows AIC2364 to regulate the output voltage until AIC2364 completely enters 100% duty cycle operation. In 100% duty cycle mode, the output voltage is equal to the input voltage minus the voltage, which is the drop across the main power switch.

The AIC2364 achieves 100% duty cycle operation by extending the turn-on time of the main power switch. If the summing signal of current sensing signal and slope compensation signal does not reach the output voltage level of the error amplifier at the end of 90% switching period, the main power switch is continuously turned on and the oscillator remains off until the summing signal of current sensing signal and slope compensation signal reaches the output voltage level of the error amplifier. After the summing signal of current sensing signal and slope compensation signal reaches the output voltage level of the error amplifier, the main power switch is turned off and the synchronous power switch is turned on for a constant off time. At the end of the constant off time, the next

switching cycle is begun. While the input voltage approaches the output voltage, the switching frequency decreases gradually to smoothly transit to 100% duty cycle operation.

If input voltage is very close to output voltage, the switching mode goes from pure PWM mode to 100% duty cycle operation. During this transient state mentioned above, large output ripple voltage may appear on output terminal.

Components Selection

Inductor

The inductor selection depends on the current ripple of inductor, the input voltage and the output voltage.

$$L \geq \frac{V_{OUT}}{f_{OSC} \cdot \Delta I_L}\left(1-\frac{V_{OUT}}{V_{IN}}\right)$$

Accepting a large current ripple of inductor allows the use of a smaller inductance. However, higher current ripple of inductor can cause higher output ripple voltage and large core loss. By setting an acceptable current ripple of inductor, a suitable inductance can be obtained from above equation.

In addition, it is important to ensure the inductor saturation current exceeds the peak value of inductor current in application to prevent core saturation. The peak value of inductor current can be calculated according to the following equation.

$$I_{PEAK} = I_{OUT(max)} + \frac{V_{OUT}}{2 \times f_{OSC} \cdot L}\left(1-\frac{V_{OUT}}{V_{IN}}\right)$$

Input Capacitor and Output Capacitor

To prevent the high input voltage ripple and noise resulted from high frequency switching, the use of low ESR ceramic capacitor for the maximum RMS current is recommended. The approximated RMS current of the input capacitor can be calculated according to the following equation.

$$I_{CINRMS} \approx \sqrt{I^2_{OUT(MAX)} \times \frac{V_{OUT}\left(V_{IN}-V_{OUT}\right)}{V^2_{IN}} + \frac{\Delta I_L^2}{12}}$$

The selection of output capacitor depends on the required output voltage ripple. The output voltage ripple can be expressed as:

$$\Delta V_{OUT} = \frac{\Delta I_L}{8 \times f_{OSC} \cdot C_{OUT}} + ESR \cdot \Delta I_L$$

For lower output voltage ripple, the use of low ESR ceramic capacitor is recommended. The tantalum capacitor can also be used well, but its ERS is larger than that of ceramic capacitor.

When choosing the input and output ceramic capacitors, X5R and X7R types are recommended because they retain their capacitance over wider ranges of voltage and temperature than other types.

Output Voltage Programming

By connecting a resistive divider R_2 and R_3, the output voltage of AIC2364 step-down converter can be set. V_{OUT} can be calculated as:

$$V_{OUT} = 0.8 \times \left(1+\frac{R_2}{R_3}\right)$$

The resistive divider should sit as close to VFB pin as possible.

Layout Consideration

In order to ensure a proper operation of AIC2364, the following points should be managed comprehensively.

1. The input capacitor and V_{IN} should be placed as close as possible to each other to reduce the input voltage ripple and noise.
2. The output loop, which is consisted of the inductor, the internal main power switch, the internal synchronous power switch and the output capacitor, should be kept as small as possible.
3. The routes with large current should be kept short and wide.
4. Logically the large current on the converter should flow at the same direction.
5. The VFB pin should be connected to the feedback resistors directly and the route should be away from the resistors direcyly and the route should be

away from the noise sources.

PHYSICAL DIMENSIONS (unit: mm)

- **SOP-8 Exposed Pad (Heat Sink) PACKAGE OUTLINE DRAWING**



SYMBOL	SOP-8 Exposed Pad(Heat Sink)	
	MILLIMETERS	
	MIN.	MAX.
A	1.35	1.75
A1	0.00	0.15
B	0.31	0.51
C	0.17	0.25
D	4.80	5.00
D1	1.50	3.50
E	3.80	4.00
E1	1.0	2.55
e	1.27 BSC	
H	5.80	6.20
h	0.25	0.50
L	0.40	1.27
θ	0°	8°

Note : 1. Refer to JEDEC MS-012E.
2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side .
3. Dimension "E" does not include inter-lead flash or protrusions.
4. Controlling dimension is millimeter, converted inch dimensions are not necessarily exact.

● DFN 12L-3x3x0.75-0.45mm PACKAGE OUTLINE DRAWING





SYMBOL	DFN 12L-3x3x0.75-0.45mm	
	MILLIMETERS	
	MIN.	MAX.
A	0.70	0.80
A3	0.20 BSC	
b	0.18	0.30
D	2.90	3.10
D2	2.20	2.70
E	2.90	3.10
E2	1.40	1.80
e	0.45 BSC	
L	0.30	0.50

Note : 1. DIMENSION AND TOLERANCING CONFORM TO ASME Y14.5M-1994.
2.CONTROLLING DIMENSIONS : MILLIMETER , CONVERTED INCH
DIMENSION ARE NOT NECESSARILY EXACT.